A retargetable vector code generator
نویسنده
چکیده
This paper describes the prototype implementation of a retargetable vector code generator which applies recent advances in automatic (scalar) code generation techniques to the task of generating code for a vector source language. The source language is a subset of Fortran 8X, the proposed successor to the Fortran 77 standard. The target machine is an attached vector processor. This work extends Cattell's maximal munch method to vector code generation. Variants of TCOL are used for the intermediate representation of both the source program and the target machine description table. The prototype implementation demonstrates the feasibility of template-driven vector code generation and emphasizes the importance of code optimization in a vector compiler. * The author's present address is: Amoco Production Company Research Center, P.O. Box 3385, Tulsa, OK 74102
منابع مشابه
Scheduling, Compaction and Binding in a Retargetable Code Generator using Constraint Logic Programming
Code generation for embedded programmable processors is becoming increasingly important. Many of these processors have irregular architectures and offer instruction-level parallelism (e.g. DSPs). In order to generate code for a wide range of architectures, a code generator should be retargetable. Most of the previous code generation approaches concentrate on the datapath, not taking the peculia...
متن کاملBeyond tool-specific machine descriptions
When developing software for embedded systems, the set of essential tools includes a compiler and an instruction set simulator. Since software and hardware are often designed in parallel, the tools must be easily adaptable to the changing target architecture. For the compiler, its back-end (the code generator) must be retargetable. Abstraction from the target machine is the key to an automated ...
متن کاملMethods for Retargetable Dsp Code Generation
E cient embedded DSP system design requires methods of hardware/software codesign. In this contribution we focus on software synthesis for partitioned system behavioral descriptions. In previous approaches, this task is performed by compiling the behavioral descriptions onto standard processors using target-speci c compilers. It is argued that abandoning this restriction allows for higher degre...
متن کاملChess: retargetable code generation for embedded DSP processors
This chapter introduces Chess, a retargetable code generation environment for xed-point DSP processors. Chess addresses a range of commercial as well as application-speciic processors, which are increasingly being used for embedded applications in telecommunications, speech and audio processing. Chess is based on a mixed be-havioural/structural processor representation model, which can account ...
متن کاملIntegrating Code Generation and Optimizationt
This paper describes a compiler with a code generator and machine-directed peephole optimiser that are tightly integrated. Both functions are performed by a single rule-based rewriting system that matches and replaces patterns. This organization helps make the compiler simple, fast, and retargetable. It alao corrects certain phase-ordering problems.
متن کامل